

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (12/97) (modified)
Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

204552016500

Total Pages

96

First Named Inventor or Application Identifier

Yuichi SATO

Express Mail Label No.

(labelno)

CERTIFICATE OF HAND DELIVERY

I hereby certify that this correspondence is being hand filed with the United States Patent and Trademark Office in Washington, D.C. on October 5, 1999.

Blanche H. Cook

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

Fee Transmittal Form

(Submit an original, and a duplicate for fee processing)

Specification

[Total Pages 33]

(preferred arrangement set forth below)

- Descriptive title of the invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the invention
- Brief Summary of the invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. ☒ Drawing(s) (35 USC 113) [Total Sheets 5]

4. ☒ Oath or Declaration [Total Pages 3]

a. ☒ Newly executed (original)

b. ☐ Copy from a prior application (37 CFR 1.63(d)
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]

i. ☐ **DELETION OF INVENTOR(S)**

Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)

5. ☒ Incorporation By Reference (useable if Box 4b is checked)

The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)

- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))

9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney
(when there is an assignee)

10. ☐ English Translation Document (if applicable)

11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)

14. ☐ Small Entity ☐ Statement filed in prior application,
Statement(s) Status still proper and desired

15. ☒ Certified Copy of Priority Document(s)
(if foreign priority is claimed)

16. ☐

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No:

18. CORRESPONDENCE ADDRESS

Barry E. Bretschneider
Registration No. 28,055

Morrison & Foerster LLP
2000 Pennsylvania Avenue, N.W.
Washington, D.C. 20006-1888
Telephone: (202) 887-1545
Facsimile: (202) 887-0763

- ☒ If a paper is untimely filed in the above-referenced application by applicant or his/her representative, the Assistant Commissioner is hereby petitioned under 37 C.F.R. § 1.136(a) for the minimum extension of time required to make said paper timely. In the event a petition for extension of time is made under the provisions of this paragraph, the Assistant Commissioner is hereby requested to charge any fee required under 37 C.F.R. § 1.17(a)-(d) to **Deposit Account No. 03-1952**. However, the Assistant Commissioner is **NOT** authorized to charge the cost of the issue fee to the Deposit Account.

The filing fee has been calculated as follows:


FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	9 - 20 =	0	x \$18.00	\$
INDEPENDENT CLAIMS	2 - 3 =	0	x \$78.00	\$
MULTIPLE DEPENDENT CLAIM(S) (if applicable)			+ \$260.00	\$
			BASIC FEE	\$760.00
			TOTAL OF ABOVE CALCULATIONS =	\$760.00
Reduction by 1/2 for filing by small entity (Note 37 C.F.R. §§ 1.9, 1.27, 1.28). If applicable, verified statement must be attached.				\$
Assignment Recording Fee (if enclosed)				\$40.00
			TOTAL =	\$800.00

- ☒ A check in the amount of \$800.00 is attached.

Applicant(s) hereby petitions for any required relief including extensions of time and authorizes the Assistant Commissioner to charge the cost of such petitions and/or other fees or to credit any overpayment to **Deposit Account No. 03-1952** referencing docket no. 204552016500. A duplicate copy of this transmittal is enclosed, for that purpose.

Dated: October 5, 1999

Respectfully submitted,

By:  33519
for Barry E. Bretschneider
Registration No. 28,055

Morrison & Foerster LLP
2000 Pennsylvania Avenue, N.W.
Washington, D.C. 20006-1888
Telephone: (202) 887-1545
Facsimile: (202) 887-0763

STATIC RANDOM ACCESS MEMORY AND SEMICONDUCTOR DEVICE
USING MOS TRANSISTORS HAVING CHANNEL REGION
ELECTRICALLY CONNECTED WITH GATE

5

BACKGROUND OF THE INVENTION

The present invention relates to a static random access memory ("SRAM" hereinafter) and a semiconductor device.

10

15

20

By virtue of the progress of microfabrication technology, the operation speed and the integration degree of LSIs (Large Scale Integrated Circuits) have been increasing in recent years. In order to put an LSI that operates at high speed into practical use, the reduction in consumption of power of the LSI is one of important technical requirements. That is, generally, the consumption of power increases when an LSI is operated at high speed. Therefore, in order to stably operate the LSI, a ceramic package and radiator fins and so on are needed, resulting in an increased cost. In recent years portable devices have been advancing toward further reduction in size and weight, and the reduction in consumption of power is important also in achieving the long-time use of the devices on batteries as well.

Conventionally, an SRAM cell constructed of four N-type MOS (Metal-Oxide Semiconductor) transistors and two P-type MOS transistors has generally been used. Fig. 9 shows a circuit diagram of a conventional SRAM cell constructed of four N-type MOS ("NMOS" hereinafter) transistors and two P-type MOS ("PMOS" hereinafter) transistors. Fig. 10 shows the layout of the whole SRAM that employs the SRAM cells having the above construction.

Referring to Fig. 10, the SRAM 1 is constructed roughly of an input/output interface section 2, a memory section 3 through which the SRAM cells are spread, an address decoder section 4 and a data write/read control section 5. The SRAM cells that constitute the memory section 3 have the construction shown in Fig. 9. That is, a bit line B is connected to the source (drain) of a first NMOS transistor 11. A word line WL is connected to the gates of the first NMOS transistor 11 and a second NMOS transistor 12. An inverted bit line BX is connected to the source (drain) of the second NMOS transistor 12.

A drain (source) Y that belongs to the first NMOS transistor 11 and is not connected to the bit line B is connected to the gates of a third NMOS transistor 13 and a first PMOS transistor 15 and further connected to the drains of a fourth NMOS transistor 14 and a second PMOS transistor 16.

A drain (source) XY that belongs to the second NMOS transistor 12 and is not connected to the inverted bit line BX is connected to the gates of the fourth NMOS transistor 14 and the second PMOS transistor 16 and further
5 connected to the drains of the third NMOS transistor 13 and the first PMOS transistor 15.

The sources of the third NMOS transistor 13 and the fourth NMOS transistor 14 are connected to GND, while the sources of the first PMOS transistor 15 and the second
10 PMOS transistor 16 are connected to VDD.

In the above arrangement, semiconductor regions in which a channel is formed when each of the first NMOS transistor 11 through fourth NMOS transistor 14 is turned on are connected to GND. On the other hand, other
15 semiconductor regions in which a channel is formed when each of the first PMOS transistor 15 and the second PMOS transistor 16 is turned on are connected to VDD.

However, the above conventional SRAM has the following problems. That is, in accomplishing a reduced
20 power consumption of the SRAM, a great effect can be obtained by lowering the operating voltage (VDD). However, if the voltage VDD is lowered, then the driving current of the MOS transistors becomes so small that delay time of the circuit disadvantageously increases, resulting in the
25 reduction of the operating speed. As a solution to this

problem, it is conceivable to reduce the threshold voltage (V_{th}) of each MOS transistor such that the driving current of the MOS transistor is not reduced much even with a low voltage. However, if the threshold voltage V_{th} is reduced, then a leak current of the MOS transistor increases, and this leads to the problem that the power consumption increases great due to the existence of the leak current even in a standby mode.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide an SRAM and a semiconductor device that are each able to operate on a low voltage so as to consume very little power and that each have a small area.

In order to accomplish the above object, according to an aspect of the present invention, there is provided a static random access memory (SRAM) comprising MOS transistors which each include a channel-forming semiconductor region and a gate electrically connected with each other.

The MOS transistor whose gate is electrically connected with the channel-forming semiconductor region is referred to as "DTMOS (Dynamic Threshold MOS) transistor" or simply "DTMOS" herein. Because the gate is electrically connected with the channel-forming semiconductor region in

the DTMOS transistors, each MOS transistor is controllable to have a low threshold voltage $|V_{th}|$ in its ON stage and a high threshold voltage $|V_{th}|$ in its OFF stage. This enables a low-voltage operation at 0.5 V and prevents leak current in the OFF stage from increasing. Thus, the SRAM of the present invention is allowed to consume less power than the conventional SRAM. Furthermore, because $|V_{th}|$ of the DTMOS in the ON stage is low, the ON-state resistance is also small, and it is possible to increase the writing/reading speed. If the writing/reading speed for the DTMOS is maintained equivalent to the conventional speed, then it is possible to narrow the gate width to the extent according to a decrease of the ON-state resistance to thereby achieve the reduction in area of the SRAM.

In one embodiment, memory cells of the SRAM of the invention include N-type MOS transistors formed of DTMOS, and P-type MOS transistors having a channel-forming semiconductor region electrically connected with a power source.

According to the above construction, the N-type MOS transistors included in the memory cells or SRAM cells are DTMOS transistors. This allows the low-voltage operation, low consumption of power and high writing/reading speed of the SRAM cells. If the writing/reading speed is

maintained equivalent to the conventional speed, then the reduction in area of the SRAM cells is achieved.

5 The PMOS transistors may have a gate oxide film larger in thickness than the N-type MOS semiconductor transistors.

10 In this case, because the ON-state resistance of the P-type MOS transistors increases, the current decreases, allowing the NMOS transistors to be constructed in a smaller size. Therefore, it is possible to achieve a further reduction in area, a small leak current and a low consumption of power of the SRAM cells.

15 The channel-forming semiconductor region of each P-type MOS transistors may be formed of an N-type well deeper than a P-type well that forms the channel-forming semiconductor region of the N-type MOS transistor, and these channel-forming semiconductor regions are electrically isolated from each other.

20 In this case, no shallow wells, which need to be isolated from each other, are used for the P-type MOS transistors. Thus, the area of each SRAM cell decreases by that much.

In the above embodiment, the PMOS transistors of the memory cells can be replaced with resistors.

In one embodiment, the SRAM of the invention comprises write circuit means that include DTMOS transistors.

5 As described above, the DTMOS transistors have a low ON-state resistance and are able to suppress the leak current in the OFF stage. Therefore, the lower voltage operation, lower consumption of power, higher writing speed and size reduction of the write circuit are achieved.

10 In one embodiment, the DTMOS transistors of the write circuit include N-type DTMOS transistors which serve to make a bit line and an inverted bit line have a high-level electric potential, respectively.

15 In this case, at the time of writing to the memory cells, the high-level potentials of the bit line and the inverted bit line are reduced. Thus, a further reduction in consumption of power is achieved.

The SRAM of the invention may comprise read circuit means that includes DTMOS transistors.

20 Furthermore, according to another aspect of the present invention, there is provided a semiconductor device, comprising:

first MOS transistors for performing internal processing, which each have a channel-forming semiconductor region formed of a first well; and

second MOS transistors for performing direct signal transmission and reception to and from an external device, which each have a channel-forming semiconductor region formed of a second well deeper than the first well.

5 The semiconductor device with this construction is a highly reliable semiconductor device with a high electrostatic withstand voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a circuit diagram of an SRAM cell that constitutes part of the SRAM of the present invention;

Fig. 2 is a diagram showing connection between an SRAM cell array constructed of the SRAM cells shown in Fig. 1, and a write circuit and a read circuit;

15 Fig. 3 is a partial sectional view of the SRAM cell shown in Fig. 1;

Fig. 4 is a partial sectional view of a modification of the SRAM cell of Fig. 1;

20 Fig. 5 is a circuit diagram of an SRAM cell different from that of Fig. 1;

Fig. 6 is a diagram showing connection between an SRAM cell array constructed of the SRAM cells shown in Fig. 5 or Fig. 1, and a write circuit and a read circuit;

Fig. 7 illustrates the layout of a semiconductor device that employs the SRAM cells shown in Fig. 1 or Fig. 5;

Fig. 8 is a partial sectional view of an interface section in Fig. 7;

Fig. 9 is a circuit diagram of the conventional SRAM cell; and

Fig. 10 illustrates the layout of an SRAM that employs the conventional SRAM cells.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will be described in detail below on the basis of the embodiments shown in the drawings. Fig. 1 is a circuit diagram showing an example of SRAM cells of the SRAM according to the present embodiment. The SRAM cell 27 in the present embodiment is also constructed of two PMOS transistors and four NMOS transistors.

A bit line B is connected to the source (drain) of a first NMOS transistor 21. A word line WL is connected to the gates of the first NMOS transistor 21 and a second NMOS transistor 22. An inverted bit line BX is connected to the source (drain) of the second NMOS transistor 22.

The drain (source) Y that belongs to the first NMOS transistor 21 and is not connected to the bit line B is connected to the gates of a third NMOS transistor 23 and a

first PMOS transistor 25 and further connected to the drains of a fourth NMOS transistor 24 and a second PMOS transistor 26.

5 The drain (source) XY that belongs to the second NMOS transistor 22 and is not connected to the inverted bit line BX is connected to the gates of the fourth NMOS transistor 24 and the second PMOS transistor 26 and further connected to the drains of the third NMOS transistor 23 and the first PMOS transistor 25.

10 The sources of the fourth NMOS transistor 24 and the third NMOS transistor 23 are connected to GND, while the sources of the first PMOS transistor 25 and the second PMOS transistor 26 are connected to VDD.

15 In the present embodiment, the first NMOS transistor 21 through the fourth NMOS transistor 24 are constructed of the DTMOS (Dynamic Threshold MOS). On the other hand, semiconductor regions in which a channel is formed when each of the first PMOS transistor 25 and the second PMOS transistor 26 is turned on are connected to VDD,
20 similarly to the conventional SRAM cell shown in Fig. 9.

Fig. 2 is a circuit diagram showing the connection between an SRAM cell array 28 and a write circuit and a read circuit in the SRAM that employs the SRAM cells 27 having the aforementioned construction as storage elements. In
25 this case, MOS transistors that constitute write circuits 29

and 31 and a read circuit 37 are all DTMOS (Dynamic Threshold MOS) transistors. The circuit shown in Figs. 1 and 2 will be described below taking the case where the circuit is operated at $V_{DD} = 0.5$ V.

5 The following describes how to write data "0" to the SRAM cell 27 in a state storing data "1". The state storing data "1" is a state in which the first and second NMOS transistors 21 and 22 are off, the second PMOS transistor 26 is on and the fourth NMOS transistor 24 is off
10 to place a node Y at the V_{DD} level, and the first PMOS transistor 25 is off and the third NMOS transistor 23 is on to place a node XY at the GND level. In this state, data "0" is now written to the SRAM cell 27.

15 The bit line B is set to the GND (0) level and the inverted bit line BX is set to the V_{DD} level by the write circuits 29 and 31, respectively. The word line WL of a selected SRAM cell 27 comes to the V_{DD} level, so that the first and second NMOS transistors 21 and 22 of the selected SRAM cell 27 are both turned on. Therefore, the node Y has
20 a potential obtained by dividing a potential difference (0.5 V) between V_{DD} and GND by a sum of the ON-state resistance (RP2) of the second PMOS transistor 26, the ON-state resistance (RN1) of the first NMOS transistor 21 and the ON-state resistance (RNW1) of the NMOS transistor 30 of the
25 write circuit 29 that is placing the bit line B at the GND

level. That is, the potential V_Y of the node Y is expressed by the following equation (1):

$$V_Y = 0.5 \times (R_{N1} + R_{NW1}) / (R_{P2} + R_{N1} + R_{NW1}) \quad \dots (1)$$

The ON-state resistance (R_{P2}) of the second PMOS transistor 26 has been set to a value great enough to reduce the potential V_Y of the node Y expressed by the equation (1) to such a low potential that can invert an inverter constructed of the third NMOS transistor 23 and the first PMOS transistor 25. At the same time, the ON-state resistance R_{N1} of the first NMOS transistor 21 and the ON-state resistance R_{NW1} of the NMOS transistor 30 have been set to small values. As a result, the inverter constructed of the third NMOS transistor 23 and the first PMOS transistor 25 is inverted during the writing of the data "0", whereby the potential of the node YX comes to have the VDD level.

Then, an inverter constructed of the second PMOS transistor 26 and the fourth NMOS transistor 24 is also inverted, with the second PMOS transistor 26 turned off and with the fourth NMOS transistor 24 turned on, with the result that the potential of the node Y comes to the GND level. This means completion of the writing of the data "0" to the selected SRAM cell 27. Subsequently, by lowering the word line WL to the GND level to turn off the first and second NMOS transistors 21 and 22, the data "0" is stored.

The case where the data "1" is written to the SRAM cell 27 storing the data "0" will be described next. The bit line B is set to the VDD level and the inverted bit line BX is set to the GND level by the write circuits 29 and 31, respectively. The word line WL of a selected SRAM cell 27 is placed at the VDD level, with the result that both the first and second NMOS transistors 21 and 22 of the SRAM cell 27 are turned on. Therefore, the node YX has a potential obtained by dividing the potential difference (0.5 V) between VDD and GND by a sum of the ON-state resistance (RP1) of the first PMOS transistor 25, the ON-state resistance (RN2) of the second NMOS transistor 22 and the ON-state resistance (RNW2) of the NMOS transistor 32 of the write circuit 31 that is placing the inverted bit line BX at the GND level. That is, the potential VYX of the node YX is expressed by the following equation (2):

$$V_{YX} = 0.5 \times (R_{N2} + R_{NW2}) / (R_{P1} + R_{N2} + R_{NW2}) \quad \dots (2)$$

The ON-state resistance PR1 of the first PMOS transistor 25 has been set to a value large enough to make the potential VYX of the node YX expressed by the equation (2) low enough to invert the inverter constructed of the fourth NMOS transistor 24 and the second PMOS transistor 26. On the other hand, the ON-state resistance RN2 of the second NMOS transistor 22 and the ON-state resistance RNW2 of the NMOS transistor 32 have been set to small values. Therefore,

when writing data "1", the inverter constructed of the fourth NMOS transistor 24 and the second PMOS transistor 26 is inverted and the potential of the node Y becomes the VDD level.

5 Then, the inverter constructed of the first PMOS transistor 25 and the third NMOS transistor 23 is also inverted, with the first PMOS transistor 25 turned off and with the third NMOS transistor 23 turned on, by which the potential of the node YX is brought to the GND level. This means completion of the writing of the data "1" to the selected SRAM cell 27. Subsequently, by placing the word line WL at the GND level to turn off the first and second NMOS transistors 21 and 22, the data "1" is stored.

10 The first NMOS transistor 21 through the fourth NMOS transistor 24 constituting the SRAM cell 27 of the present embodiment are formed of DT MOS transistors as described above. Furthermore, the NMOS transistors 30 and 32 and the PMOS transistors 33 and 34 of the write circuits 29 and 31 are also DT MOS transistors. The DT MOS is a transistor wherein a semiconductor region for forming a channel in the ON stage is connected to the gate, as described above. Therefore, $|V_{th}|$ (V_{th} = threshold voltage) in the ON stage for the DT MOS becomes lower than when the channel has a potential of the GND level as in the case of

15 the first NMOS transistor 11 through the fourth NMOS

20

25

transistor 14 of the conventional SRAM cell shown in Fig. 9 or when the channel has a potential of the VDD level as in the case of the normal PMOS transistor. Thus, the ON-state resistance becomes low. In contrast, in the OFF stage, 5 $|V_{th}|$ of the DTMOS becomes as high as that of the first NMOS transistor 11 through the fourth NMOS transistor 14 of the conventional SRAM cell shown in Fig. 9 or the normal PMOS transistor.

Therefore, the MOS transistors 21-24, 30, and 32- 10 34, which are constructed of the DTMOS, have a small ON-state resistance and a small leak current in the OFF stage. As a result, an SRAM cell 27 having a small area and a low consumption of power can be realized. Furthermore, write circuits 29 and 31 having a high write speed, a small area 15 and a low consumption of power can be realized.

When reading data stored in the SRAM cell 27, the NMOS transistor 30 and PMOS transistor 33 of the write circuit 29 and the NMOS transistor 32 and PMOS transistor 34 of the write circuit 31 are turned off. Also, an NMOS 20 transistor 35, provided between the bit line B and the power source voltage VDD, of the read circuit 37 and an NMOS transistor 36, provided between the inverted bit line BX and the power source voltage VDD, of the read circuit 37 are turned on for a certain period of time immediately after the 25 address signal is switched, thereby pulling up the bit line

B and the inverted bit line BX to the $(VDD - V_{thnon})$ level. Then, the NMOS transistors 35 and 36 are turned off after the lapse of time sufficient to pull up the bit line B and the inverted bit line BX to the $(VDD - V_{thnon})$ level. The
5 "V_{thnon}" is a V_{th} when the NMOS transistor 35 and the NMOS transistor 36 are turned on.

With the NMOS transistors 35 and 36 thus turned off, a selected word line WL comes to have a potential of the VDD level. Consequently, the first NMOS transistor 21
10 and second NMOS transistor 22 of the selected SRAM cell 27 are turned on to lead the potential of the node Y to the bit line B and lead the potential of the node YX to the inverted bit line BX.

If the data "0" is stored in the SRAM cell 27,
15 then the node Y before the first and second NMOS transistors 21 and 22 are turned on, is at the GND level. However, since the bit line B has been pre-charged with the potential $(VDD - V_{thnon})$, if the first and second NMOS transistors 21 and 22 are turned on, assuming that the ON-state resistance
20 of the fourth NMOS transistor 24 is R_{N4} , then the potential V_Y of the node Y temporarily becomes a potential expressed by the following equation (3):

$$V_Y = (VDD - V_{thnon}) \times R_{N4} / (R_{N1} + R_{N4}) \quad \dots (3)$$

In this case, the ON-state resistances R_{N4} and R_{N1} of the
25 fourth NMOS transistor 24 and the first NMOS transistor 21

are set such that the potential V_Y of the node Y expressed by the equation (3) does not exceed the inversion voltage of the inverter constructed of the first PMOS transistor 25 and the third NMOS transistor 23. Therefore, the bit line B is discharged through the ON-state first NMOS transistor 21 and the ON-state fourth NMOS transistor 24 in the ON-state, and the bit line B turns to the GND level.

On the other hand, the potential of the node YX is VDD, and therefore, the potential of the inverted bit line BX remains unchanged at $(VDD - V_{thn})$. Therefore, the level of an output Q becomes an L level via an inverter 38 of a read circuit 39, whereby the data "0" is read. Thereafter, the word line WL comes to have a potential at the GND level to turn off the first and second NMOS transistors 21 and 22, whereby the data stored in the SRAM cell 27 is held without being destroyed.

Likewise, if the data "1" is stored in the SRAM cell 27 and the second NMOS transistor 22 is turned on, then the potential V_{YX} of the node YX temporarily becomes a potential expressed by the following equation (4):

$$V_{YX} = (VDD - V_{thn}) \times RN3 / (RN2 + RN3) \quad \dots (4)$$

where $RN3$ is an ON-state resistance of the third NMOS transistor 23. In this case, the ON-state resistances $RN3$ and $RN2$ of the third NMOS transistor 23 and the second NMOS transistor 22 are set such that the potential V_{YX} of the

node YX expressed by the equation (4) does not exceed the inversion voltage of the inverter constructed of the second PMOS transistor 26 and the fourth NMOS transistor 24. Therefore, the data stored in the SRAM cell 27 is not destroyed. The potential of the inverted bit line BX, which is at the GND level, is inverted by the inverter 38 and the data "1" is read at the output Q.

The NMOS transistors 35 and 36 constituting the read circuit 37 are each formed of DTMOS. Therefore, the transistors have a characteristic that the ON-state resistance is small and that the leak current is small in the OFF stage. Therefore, the pre-charging time for the bit line B and the inverted bit line BX can be shortened, allowing the area and the leak current to be reduced. It is to be noted that the same effect can be obtained by constructing the read circuit 37 of PMOS transistors comprised of DTMOS. If the inverter 38 constituting the read circuit 39 is a DTMOS inverter, then the read circuit is allowed to further reduce consumption of power and increase a reading speed.

Normally, in the aforementioned SRAM cell, the leak current in the OFF stage of each transistor must be suppressed low in order to reduce the consumption of power during the storing of data. In this case, the value of $|V_{th}|$ of each MOS transistor should not be made excessively small.

Therefore, according to the conventional SRAM cell shown in Fig. 9, in order to reduce the ON-state resistances RN11 and RN12 of the first and second first NMOS transistors 11 and 12 and the ON-state resistances of the two NMOS transistors (corresponding to the NMOS transistors 30 and 32 in Fig. 2) of the write circuit, the gate widths of the four NMOS transistors in the SRAM cell and the write circuit must be widened, and this disadvantageously increases the area of each NMOS transistor, and hence, the area of the SRAM cell.

If the gate widths of the four NMOS transistors are not widened, then the ON-state resistances of the first and second PMOS transistors 15 and 16 of the SRAM cell must be increased. For this purpose, the gate lengths of both the PMOS transistors 15 and 16 should be increased. Accordingly, the area of the SRAM cell is disadvantageously increased also in this case. In addition, if the gate lengths of the first and second PMOS transistors 15 and 16 are increased, there is a further problem that the writing/reading time increases due to the large ON-state resistances of the first and second NMOS transistors 11 and 12 during the writing or reading of the data to or from the SRAM cell.

In contrast to this, according to the present embodiment, the first NMOS transistor 21 through the fourth NMOS transistor 24 of the SRAM cell 27 are each constructed

of DTMOS as described above. Therefore, the channel region voltages of the above four NMOS transistors 21 through 24 in the OFF stage are at the GND level, exhibiting the same characteristics as those of the first NMOS transistor 11 through the fourth NMOS transistor 14 of the conventional SRAM cell shown in Fig. 9. In contrast to this, the channel region voltages of the four NMOS transistors 21 through 24 in the ON stage are at the VDD level. Therefore, the value of $|V_{th}|$ of the NMOS transistors 21 through 24 becomes smaller in the ON stage than in the OFF stage (i.e., smaller than $|V_{th}|$ of the NMOS transistors 11 through 14 of the conventional SRAM cell). That is, the operation at a low voltage of 0.5 V, which has been difficult in the conventional SRAM cell, can be achieved, reducing the consumption of power in the operating stage. Furthermore, because the ON-state resistance is inversely proportional to a value ($V_{GS} - |V_{th}|$) obtained by subtracting $|V_{th}|$ from the gate voltage, the ON-state resistances of the NMOS transistors 21 through 24 of the SRAM cell 27 of the present embodiment become smaller than the ON-state resistances of the NMOS transistors 11 through 14 of the conventional SRAM cell. Therefore, the writing/reading speed can be made higher than in the case of the conventional SRAM cell. If the writing/reading speed is not required to be increased to be higher than the conventional SRAM cell, then the area of

the memory cell can be reduced than in the conventional SRAM cell. Furthermore, the leak current in the OFF stage of the NMOS transistors 21 through 24 is the same as the leak current in the OFF stage of the NMOS transistors 11 through 14, and accordingly, there is no problem of the increase of the consumption of power in the standby stage.

The first and second PMOS transistors 25 and 26 of the SRAM cell 27 may have the same gate oxide film thickness as the gate oxide film thickness of the first through fourth NMOS transistors 21 through 24. However, by making the gate oxide film thickness of the first and second PMOS transistors 25 and 26 greater than the gate oxide film thickness of the first through fourth NMOS transistors 21 through 24, it is enabled to increase the ON-state resistances of the first and second PMOS transistors 25 and 26 for the reduction of the current value and thereby construct the first NMOS transistor 21 through the fourth NMOS transistor 24 as well as the first and second PMOS transistors 25 and 26 in smaller size. Therefore, in such a case, an SRAM cell of a smaller area, a smaller leak current and a lower consumption of power can be provided.

Fig. 3 is a partial sectional view of the SRAM cell 27 shown in Fig. 1, showing the double-well structure of a deep well and a shallow well. Shallow P-wells 41 and 42 in which the first and third NMOS transistors 21 and 23

are formed are electrically isolated for each NMOS transistor 21, 23 by trenches 43 and a deep N-well 44. Then, the gate of the first NMOS transistor 21 is connected to the shallow P-well 41, while the gate of the third NMOS transistor 23 is connected to the shallow P-well 42, each transistor forming the DT MOS. Further, the deep N-well 44 is connected to VDD.

A shallow N-well 45 in which the first PMOS transistor 25 is formed is connected to VDD, while a deep P-well 46 is connected to GND. The first PMOS transistor 25 (second PMOS transistor 26) may be constructed of DT MOS, but in order to increase the ON-state resistance while keeping a small area, it is better to connect the shallow N-well 45 to VDD.

A gate oxide film 251 of the first PMOS transistor 25 has a film thickness larger than a film thickness of gate oxide films 211 and 231 of the first and third NMOS transistors 21 and 23. Similarly, although not shown, a gate oxide film of the second PMOS transistor 26 has a film thickness larger than a film thickness of gate oxide films of the second and fourth NMOS transistors 22 and 24.

Fig. 4 is a modified structure of the SRAM cell 27 shown in Fig. 3. Shallow P-wells 51 and 52 in which the first and third NMOS transistors 21 and 23 are formed are electrically isolated for each of the MOS transistors 21 and

23 by trenches 53 and a deep N-well 54. Then, the gate of the first NMOS transistor 21 is connected to the shallow P-well 51, while the gate of the third NMOS transistor 23 is connected to the shallow P-well 52, each transistor forming the DT MOS. Further, the deep N-well 54 is connected to VDD.

Referring back to the structure of Fig. 3, although not completely shown in Fig. 3, the shallow N-wells in which the first and second PMOS transistors 25 and 26 are formed are electrically isolated for each PMOS transistor by trenches 47 and a deep P-well 46. However, the semiconductor regions in the SRAM cell 27 for forming channels of the first and second PMOS transistors 25 and 26 have a potential of the VDD level in common, which means that there is no need of isolating the shallow N-wells 45 for each of the first and second PMOS transistors 25 and 26.

Therefore, in the modified structure of Fig. 4, both the first PMOS transistor 25 and the second PMOS transistor 26 are formed in the deep N-well region 54 (to which the voltage of VDD is applied) which serves to isolate the shallow P-wells 51 and 52. This arrangement obviates the need of forming the shallow N-wells and the deep P-well in the SRAM cell 27 region. Accordingly, the area of the SRAM cell 27 can be made smaller than in the structure shown in Fig. 3.

The structures shown in Fig. 3 and Fig. 4 are examples in which the SRAM cell 27 is formed on a silicon monocrystal substrate. Alternatively, the SRAM cell 27 shown in Fig. 1 and the SRAM shown in Fig. 2 can be formed on an SOI (Silicon-On-Insulator) substrate. Although Fig. 3 and Fig. 4 show only the relation between the first NMOS transistor 21, the third NMOS transistor 23 and the first PMOS transistor 25, the same thing can be said for the relation between the second NMOS transistors 22 and 24 and the second PMOS transistor 26.

Fig. 5 shows an SRAM cell 67 in which the first and second PMOS transistors 25 and 26 of the SRAM cell 27 shown in Fig. 1 are replaced by a first resistor 65 and a second resistor 66. It is to be noted that a first NMOS transistor 61 through a fourth NMOS transistor 64 correspond to the first NMOS transistor 21 through the fourth NMOS transistor 24, respectively, of the SRAM cell 27 shown in Fig. 1. In this case, the first and second resistors 65 and 66 are formed of high-resistance polysilicon or a thin-film transistor (TFT) or the like.

When writing data "0" to the SRAM cell 67 in a state in which data "1" has been written (node Y \rightarrow VDD, node YX \rightarrow GND), the second resistor 66 is made to have a high-resistance value RP_2 so that the voltage V_Y at the node Y expressed by the equation (1) above becomes a voltage that

is able to invert the inverter constructed of the first resistor 65 and the third NMOS transistor 63. On the other hand, when writing data "1" in a state in which data "0" has been written (node Y \rightarrow GND, node YX \rightarrow VDD), the first resistor 65 is made to have a high-resistance value R_{P1} so that the voltage V_{YX} of the node YX expressed by the equation (2) above becomes a voltage that is able to invert the inverter constructed of the second resistor 66 and the fourth NMOS transistor 64. By so doing, the SRAM cell 67 shown in Fig. 5 operates similarly to the SRAM cell 27 shown in Fig. 1 to execute the data writing.

Fig. 6 is a circuit diagram showing the connection between an SRAM cell array 68 and write circuits 69 and 70 in the SRAM that employs the above SRAM cell 67 as a storage element. A write circuit 69 has a construction in which an NMOS transistor 73 having the DT MOS structure replaces the PMOS transistor 33 of the write circuit 29 shown in Fig. 2. On the other hand, a write circuit 70 has a construction in which an NMOS transistor 74 having the DT MOS structure replaces the PMOS transistor 34 of the write circuit 31 shown in Fig. 2. An NMOS transistor 71 of the write circuit 69 corresponds to the NMOS transistor 30 of the write circuit 29 shown in Fig. 2. An NMOS transistor 72 of the write circuit 70 corresponds to the NMOS transistor 32 of the write circuit 31 shown in Fig. 2. The gates of the NMOS

transistors 73 and 74 are supplied with inverted signals WBX and WB of input signals WB and WBX supplied to the gates of the NMOS transistors 71 and 72, respectively.

According to the above construction, the write circuits 69 and 70 become simpler than the write circuits 29 and 31 shown in Fig. 2. In addition, the potentials in the writing stage of the bit line B and the inverted bit line BX assume the $(VDD - V_{thn})$ level. Therefore, the consumption of power becomes lower than in the case of the write circuits 29 and 31 (VDD) shown in Fig. 2.

Fig. 7 shows the layout of a semiconductor device mounted with the SRAM of the present embodiment. The semiconductor device 81 is constructed roughly of an interface section 82 with an external device, a logic circuit section 83, and an SRAM section 84. The logic circuit section 83 and the SRAM section 84 are regions that operate at 0.5 V. The interface section 82 is provided with a region that operates at a voltage (3 V, for example) higher than 0.5 V and a region that operates at 0.5 V. That is, the interface section 82 is constructed of a circuit for converting an externally supplied signal having an amplitude of 3 V into a signal having an amplitude of 0.5 V and supplying the signal to the inside and a circuit for converting the internal signal having the amplitude of 0.5 V

into a signal having the amplitude of 3 V and supplying the signal to the outside.

Fig. 8 is a sectional view of part of the interface section 82, showing the double structure of a deep well and a shallow well. An NMOS transistor 91 and a PMOS transistor 92 both operating at 0.5 V are formed in a shallow P-well 93 and a shallow N-well 94, respectively and are electrically isolated by trenches 95, a deep N-well 96 and a deep P-well 97. In contrast to this, an NMOS transistor 101 and a PMOS transistor 102 both operating at 3 V are formed in a deep P-well 103 and a deep N-well 104, respectively, and are electrically isolated. This arrangement is intended to improve the reliability with regard to the electrostatic withstand voltage and so on since the MOS transistors 101 and 102 operating at 3 V transmit and receive signals directly to and from an external device. It is a matter of course that protector circuits are provided around the deep wells 96, 97, 103 and 104, similarly to conventional semiconductor devices.

As described above, according to the present embodiment, the NMOS transistors of the SRAM cells 27 and 67 are each constructed of DTNOS wherein the channel region is connected to the gate. Also, the MOS transistors 30 and 33, 32 and 34; 71 and 73, and 72 and 74 of the write circuits 29, 31; 69 and 70 of the SRAM that employ the SRAM cells 27,

67 are each constructed of DT MOS. Further, the NMOS transistors 35 and 36 constituting the read circuit 37 are each constructed of DT MOS. Therefore, a value of $|V_{th}|$ of the DT MOS in the ON stage can be made lower than a value of $|V_{th}|$ in the OFF stage, enabling the low-voltage operation at 0.5 V, which was impossible before, and hence the reduction of consumption of power in the operating stage. Still, $|V_{th}|$ of the DT MOS in the OFF stage is the same as that of ordinary MOS transistors. Therefore, leak current in the OFF stage of the DT MOS is equivalent to that of the conventional SRAM cell, so that the power consumption in the standby stage can be prevented from increase.

Each MOS transistor constructed of DT MOS has a low value of $|V_{th}|$ in the ON stage, and hence a small ON-state resistance. Therefore, the writing/reading speed can be made faster than that of the conventional SRAM that employs no DT MOS. If the writing/reading speed is not needed to increase to be higher than that of the conventional SRAM, then the gate width of the DT MOS can be narrowed by the smallness of the ON-state resistance. Thus, the area of the DT MOS, and hence, the area of the SRAM cell and the area of the SRAM can be narrowed.

Furthermore, in the write circuits 69 and 70 of the SRAM shown in Fig. 6, the transistors for making the bit line B and the inverted bit line BX have a potential of a

high level are each constructed of an NMOS transistor having the aforementioned DTMOS structure. Therefore, the potentials of the bit line B and the inverted bit line BX in the writing stage are allowed to have the $(V_{DD} - V_{thn})$ level, achieving a consumption of power lower than in the case of the write circuits 29 and 31 of the SRAM shown in Fig. 2.

The shallow wells 93 and 94 form channel regions of the MOS transistors 91 and 92 which are included in the interface section 82 of the semiconductor device having the built-in SRAM cells 27 or 67 and which operate at 0.5 V. In contrast to this, the deep wells 103 and 104 form channel regions of the MOS transistors 101 and 102 of the interface section 82 that operate at 3 V. Therefore, these MOS transistors 101 and 102 are improved in reliability with regard to the electrostatic withstand voltage and so on.

WHAT IS CLAIMED IS:

1. A static random access memory comprising MOS transistors which each include a channel-forming semiconductor region and a gate electrically connected with each other.

2. A static random access memory as claimed in claim 1, wherein memory cells of the static random access memory each includes:

an N-type MOS transistor having a channel-forming semiconductor region and a gate electrically connected with each other; and

a P-type MOS transistor having a channel-forming semiconductor region electrically connected with a power source.

3. A static random access memory as claimed in claim 2, wherein said P-type MOS transistor has a gate oxide film larger in thickness than said N-type MOS semiconductor transistor.

4. A static random access memory as claimed in claim 2, wherein said channel-forming semiconductor region of the P-type MOS transistor is formed of an N-type well deeper than a P-type well that forms the channel-forming

semiconductor region of the N-type MOS transistor, and these channel-forming semiconductor regions are electrically isolated from each other.

- 5 5. A static random access memory as claimed in claim 1, comprising write circuit means that include:

MOS transistors each having a channel-forming semiconductor region and a gate electrically connected with each other.

10

6. A static random access memory as claimed in claim 5, wherein said MOS transistors of the write circuit means include N-type MOS transistors which serve to make a bit line and an inverted bit line have a high-level electric potential, respectively.

15

7. A static random access memory as claimed in claim 1, comprising read circuit means that include MOS transistors each having a channel-forming semiconductor region and a gate electrically connected with each other.

20

8. A static random access memory as claimed in claim 1, wherein memory cells of the static random access memory each include:

an N-type MOS transistor having a channel-forming semiconductor region and a gate electrically connected with each other; and

a resistor.

5

9. A semiconductor device, comprising:

first MOS transistors for performing internal processing, which each have a channel-forming semiconductor region formed of a first well; and

10


second MOS transistors for performing direct signal transmission and reception to and from an external device, which each have a channel-forming semiconductor region formed of a second well deeper than the first well.

555001-8222160

ABSTRACT OF THE DISCLOSURE

In an SRAM, memory cells are each constructed of four NMOS transistors and two PMOS transistors 25 and 26. The four
5 NMOS transistors are each constructed of DTNOS in which the channel region is electrically connected to the gate. In each NMOS transistor, a threshold voltage V_{th} is lower in an ON stage than in an OFF stage. The threshold voltage V_{th} in the OFF stage is equivalent to that of an ordinary NMOS
10 transistor in which the channel region is not electrically connected to the gate. Read and write circuits of the SRAM also include MOS transistors formed of DTNOS in which the channel region is electrically connected to the gate.

Year	1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100
1970	1971	1972	1973	1974	1975	1976	1977	1978	1979	1980	1981	1982	1983	1984	1985	1986	1987	1988	1989	1990	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033	2034	2035	2036	2037	2038	2039	2040	2041	2042	2043	2044	2045	2046	2047	2048	2049	2050	2051	2052	2053	2054	2055	2056	2057	2058	2059	2060	2061	2062	2063	2064	2065	2066	2067	2068	2069	2070	2071	2072	2073	2074	2075	2076	2077	2078	2079	2080	2081	2082	2083	2084	2085	2086	2087	2088	2089	2090	2091	2092	2093	2094	2095	2096	2097	2098	2099	2100	



665001-82E2T460

Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9 PRIOR ART





Fig.10 PRIOR ART



PATENT
Docket No.

Client Ref.

**COMBINED DECLARATION AND POWER OF ATTORNEY
FOR UTILITY/DESIGN PATENT APPLICATION**

AS A BELOW-NAMED INVENTOR, I HEREBY DECLARE THAT:

My residence, citizenship, and post office address are as stated below next to my name.

I believe I am the original, first and sole (or joint, if more than one name appears below) inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

STATIC RANDOM ACCESS MEMORY AND SEMICONDUCTOR DEVICE
USING MOS TRANSISTORS HAVING CHANNEL REGION
ELECTRICALLY CONNECTED WITH GATE

the specification of which:

☒ is attached hereto.

☐ was filed on _____ as application serial No. _____ and was amended on _____ (if applicable).

I HAVE REVIEWED AND UNDERSTAND THE CONTENTS OF THE ABOVE-IDENTIFIED SPECIFICATION, INCLUDING THE CLAIMS, AS AMENDED BY ANY AMENDMENT REFERRED TO ABOVE.

I acknowledge and understand that I have a duty to disclose information which is material to the patentability of the claims of this application in accordance with Title 37, Code of Federal Regulations, §§ 1.56(a) and (b).

I hereby claim foreign priority benefits under Title 35, United States Code § 119(a)-(d) of the foreign application(s) for patent indicated below and have also identified below the foreign applications for patent or inventor's certificate on this invention having a filing date before that of the application for patent or inventor's certificate on this invention having a filing date before that of the application on which priority is claimed:

Country/International	Application No.	Date of Filing (day/month/year)	Priority Claimed?
Japan	10-282335	05/10/1998	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No.
			<input type="checkbox"/> Yes <input type="checkbox"/> No.
			<input type="checkbox"/> Yes <input type="checkbox"/> No.
			<input type="checkbox"/> Yes <input type="checkbox"/> No.
			<input type="checkbox"/> Yes <input type="checkbox"/> No.

I hereby claim benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Application Serial No.	Filing Date

I hereby claim benefit under Title 35, United States Code, § 120 of any United States application(s) listed below, and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §§ 1.56(a) and (b) set forth above which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned

I hereby appoint the following attorneys and agents to prosecute that application and to transact all business in the Patent and Trademark Office connected therewith and to file, to prosecute and to transact all business in connection with all patent applications directed to the invention:

Thomas E. Ciotti (Reg. No. 21,013)
Gladys H. Monroy (Reg. No. 32,430)
Barry E. Bretschneider (Reg. No. 28,055)
Freddie K. Park (Reg. No. 35,636)
Paul C. Kimball (Reg. No. 34,641)
Shmuel Livnat (Reg. No. 33,949)
Tyler Dylan (Reg. No. 37,612)
Thomas G. Wiseman (Reg. No. 35,046)

Kate H. Murashige (Reg. No. 29,959)
Debra Shetka (Reg. No. 33,309)
Thomas E. Wheelock (Reg. No. 28,825)
Stephen C. Durant (Reg. No. 31,506)
Patricia M. Drost (Reg. No. 29,790)
Cecily Anne Snyder (Reg. No. 37,448)
Edward G. Durney (Reg. No. 37,611)
Madeline I. Johnston (Reg. No. 36,174)

Antoinette F. Konski (Reg. No. 34,202)
E. Victor Donahue (Reg. No. 35,492)
Laurie Axford (Reg. No. 35,053)
Catherine M. Polizzi (Reg. No. 40,130)
Thomas D. Mays (Reg. No. 34,524)
Richard D. Jordan (Reg. No. 33,519)

Harry J. Macey (Reg. No. 32,818)
Robert Saltzberg (Reg. No. 36,910)
Mani Adeli (Reg. No. 39,585)
Sean Brennan (Reg. No. 39,917)
J. Michael Schiff (Reg. No. 40,253)

Please direct all communications to:

Barry E. Bretschneider
Morrison & Foerster LLP
2000 Pennsylvania Avenue, N.W.
Washington, D.C. 20006-1888

Please direct all telephone calls to Barry E. Bretschneider at (202) 887-1500.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Sep. 7, 1999
Date

Yuichi Sato
Name: Yuichi SATO
Residence: Naga-gun, Mie-ken, Japan
Citizenship: Japan
Post Office Address: 5-162, Kirigaoka, Aoyama-cho, Naga-gun,
Mie-ken, Japan

Date

Name:
Residence:
Citizenship:
Post Office Address:

Date

Name:
Residence:
Citizenship:
Post Office Address: